

# 128K x 8 Static RAM

#### **Features**

- · High speed
  - $t_{AA} = 12 \text{ ns}$
- CMOS for optimum speed/power
- Center power/ground pinout
- · Automatic power-down when deselected
- Easy memory expansion with CE and OE options
- Functionally equivalent to CY7C1019
- Available in Pb-free and non Pb-free 32-pin TSOP II, non Pb-free 400-mil-wide SOJ packages.

## **Functional Description**

The CY7C1019B is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory


expansion is provided by an active LOW Chip Enable  $(\overline{CE})$ , an active LOW Output Enable  $(\overline{OE})$ , and tri-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).


Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

## **Logic Block Diagram**



## **Pin Configurations**



#### **Selection Guide**

	-12	-15	Unit
Maximum Access Time	12	15	ns
Maximum Operating Current	140	130	mA
Maximum Standby Current	10	10	mA



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C Supply Voltage on V<sub>CC</sub> to Relative GND<sup>[1]</sup> .... –0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......-0.5V to  $^{V}$  CC + 0.5V DC Input Voltage<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V

**Electrical Characteristics** Over the Operating Range

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

## **Operating Range**


Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%

			-	12	-	15	
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC}$ , Output Disabled	<b>-</b> 5	+5	<b>-</b> 5	+5	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$		140		130	mA
I <sub>SB1</sub>	Automatic CE Power- Down Current —TTL Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$		40		40	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ , or $V_{IN} \le 0.3V$ , f = 0		10		10	mA

## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

### **AC Test Loads and Waveforms**



- 1.  $V_{\rm IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. 2.  $T_{\rm A}$  is the "Instant On" case temperature.
- 3. Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics<sup>[4]</sup> Over the Operating Range

			12		15	
Parameter Description		Min.	Max.	Min.	Max.	Unit
Read Cycle			•	•	•	
t <sub>RC</sub>	Read Cycle Time	12		15		ns
t <sub>AA</sub>	Address to Data Valid		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		6		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15	ns
Write Cycle <sup>[7, 8]</sup>	3]	·				
t <sub>WC</sub>	Write Cycle Time	12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	9		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	8		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		6		7	ns

#### Notes:

<sup>4.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified loL/loH and 30-pF load capacitance.


5. \$\frac{t\_{HZOE}}{t\_{HZOE}}\$, \$\frac{t\_{HZNE}}{t\_{HZOE}}\$, and \$\frac{t\_{HZNE}}{t\_{HZNE}}\$ is less than \$\frac{t\_{LZNE}}{t\_{HZOE}}\$, \$\frac{t\_{HZNE}}{t\_{HZNE}}\$ is less than \$\frac{t\_{LZNE}}{t\_{HZNE}}\$ is less than \$\frac{t\_{LZNE}}{t\_{HZNE}}\$ is less than \$\frac{t\_{LZNE}}{t\_{HZNE}}\$ is less than \$\frac{t\_{LZNE}}{t\_{LZNE}}\$ for any given device.

7. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

8. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of \$\frac{t\_{HZWE}}{t\_{HZWE}}\$ and \$\frac{t\_{SD}}{t\_{NZWE}}\$.




## **Data Retention Waveform**




# **Switching Waveforms**

Read Cycle No. 1<sup>[9, 10]</sup>



# Read Cycle No. 2 (OE Controlled)[10, 11]




## Notes:

- 9. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 10. WE is HIGH for read cycle.
- 11. Address valid prior to or coincident with  $\overline{\sf CE}$  transition LOW.




# Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[12, 13]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[12, 13]



Notes:

12. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .


13. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

14. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[13]</sup>



## **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1019B-12VC	51-85033	32-pin 400-Mil Molded SOJ	Commercial
	CY7C1019B-12ZC	51-85095	32-pin TSOP Type II	
	CY7C1019B-12ZXC		32-pin TSOP Type II (Pb -Free)	
15	CY7C1019B-15VC	51-85033	32-pin 400-Mil Molded SOJ	Commercial
	CY7C1019B-15ZXC	51-85095	32-pin TSOP Type II (Pb -Free)	


Please contact local sales representative regarding availability of these parts




## **Package Diagrams**


## 32-pin (400-mil) Molded SOJ (51-85033)





## 32-pin TSOP II (51-85095)





All product or company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-05026 Rev. \*C

Page 7 of 8



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109949	09/25/01	SZV	Change from Spec number: 38-01115 to 38-05026
*A	116170	08/14/02	HGK	SOJ (400-mil) package outline replacing incorrect SOJ package     Pin for pin compatible with CY7C1019     Industrial packages added to Ordering Information
*B	397875	See ECN	NXR	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Updated the Ordering Information Table on page # 6
*C	493543	See ECN	NXR	Removed CY7C10191B from product offering Removed Industrial Operating Range Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I <sub>OS</sub> parameter from DC Electrical Characteristics table Updated Ordering Information table